I. INTRODUCTION
Importance of design and implementation of on-chip inductor is increasing in Si RF CMOS circuit, because the performance of passive components directly affect the circuit performance and chip cost. The on-chip inductor has been used as matching network component, baluns, inductive load, and so on. The requirements for on-chip inductor are (1) to have an appropriate inductance value, (2) high self-resonance frequency, (3) high-quality factor Q, and (4) small area on Si wafer. In this paper, we propose a novel ultra small area inductor on Si CMOS chip. Figure 1 shows the conventional on-chip inductors. The inductance is substantially determined by the self inductance of each turn and mutual inductance among each turn. In the spiral inductor ( Fig. 1(a) ), large device area of D×W ≈(sveral hudred µm) 2 is required for several nH, which is used in GHz application. Furthermore, the Si substrate loss degrade Q, so that the substrate engineering such as counter doping and ground shield technology [1] has been employed. For meander ( Fig. 1(b) ) and solenoid ( Fig. 1(c) ) inductors also require a relatively large area because of their small positive mutual inductance, e.g., D = 1600µm and W = 68µm is required for several nH solenoid inductor, which was fabricated using MEMS technology [2] [3] .
For improvement of Q, several approaches have been reported; use of multilevel interconnect structure [4] , use of surface MEMS technology [2] [3], use of redistributed layers [5] . However, the area of inductor is very large of severalhundred-µm square; the RF circuit suffers from the area penalty of large inductance area. For example, in the matching network application, small area size is required instead of high-Q. The snake type inductor proposed in this work features its small size with small effect of Si substrate loss. Figure 2 shows a schematic structure of the proposed "snake inductor", which is a solenoid-like inductor using upper and lower metal layers of multilevel interconnect. The structural feature is a dense metal turns comparing to the simple solenoid inductor as shown in Fig. 1(c) . The dense metal turns is attributed from (1) the use of top 2 metal layers of M5 and M4, and the use of lower 2 metal layer of M1 and M2, and (2) the snake type turn as shown in Fig. 2 . The magnetic flux is parallel to the substrate, so that the substrate loss can be decreased. The plane view device area can be reduced dramatically; The most important feature is a dramatic reduction of plain view device area. Table I summarizes Q of inductor A is 1.76 at 10 GHz, and Q of inductor B is 1.13 at 5.25 GHz. The self-resonance frequency is 18.5 GHz in inductor A and 11.1 GHz in inductor B. Q and self-resonance frequency of the inductor B are smaller than those of inductor A due to difference of the parasitic capacitance between adjacent conductors and substrate loss. The self-resonance frequency of inductors are larger than 10 GHz.
II. STRUCTURE OF SNAKE INDUCTOR

IV. CONCLUSIONS
We have proposed a novel "snake inductor" on a Si CMOS chip, whose inductance is of nH-order for GHz applications. The device area is less than 1/20 of conventional on-chip inductors. The measured inductance is 1.46 nH and 2.09 nH. The quality factor is 1.76 and 1.13 respectively. The proposed inductor is suitable for the on-chip matching network, where the small area is required. 
